

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.



Subscribe Register Login
(Full Service) (Limited Service, Free)

Search: The Guide The ACM Digital Library

((level or multilevel or "L2") adj2 cache) and (L2 <sentence> (manag\$* or

...)

Terms used level or multilevel or
L2 adj2 cache and L2 sentence manag\$ or monitor or control and L1 or core near/4 write trough and virt

Sort results by

Save results to a Try an (manag\$* or
Binder trough) and (((virtu
 Search Tips L1)&qrycnt=2747&C
 Open results in a Search
new window Try this search in Th

Display results

Results 61 - 80 of 200

Result page: previous 1 2 3 4 5 6

Best 200 shown

61 Difficult-path branch prediction using subordinate microthreads

Robert S. Chappell, Francis Tseng, Adi Yoaz, Yale N. Patt

May 2002 ACM SIGARCH Computer Architecture News , Proceedings of the 29th a
architecture, Volume 30 Issue 2

Full text available: pdf(1.14 MB)

Additional Information: full citation, abstract

Branch misprediction penalties continue to increase as microprocessor cores be
prediction accuracy remains an important challenge. Simultaneous Subordinate
improve branch prediction accuracy. SSMT machines run multiple, concurrent i
We propose to dynamically construct microthreads that can speculatively and a
frequently mis ...

62 The KScalar simulator

J. C. Moure, Dolores I. Rexachs, Emilio Luque

March 2002 Journal on Educational Resources in Computing (JERIC), Volume 1

Full text available: pdf(493.35 KB)

Additional Information: full citation, abstract, references

Modern processors increase their performance with complex microarchitectural
difficult to understand and evaluate. KScalar is a graphical simulation tool that
students to analyze the performance behavior of a wide range of processor mi
scalar pipeline, to a detailed out-of-order, superscalar pipeline with non-blockir

Keywords: Education, pipelined processor simulator

63 Formalizing the safety of Java, the Java virtual machine, and Java card

Pieter H. Hartel, Luc Moreau

December 2001

ACM Computing Surveys (CSUR), Volume 33 Issue 4

Full text available: [pdf](#)(442.86 KB)

Additional Information: full citation, abstract, references

We review the existing literature on Java safety, emphasizing formal approaches to footprint devices such as smartcards. The conclusion is that although a lot of work is needed to build a coherent set of machine-readable formal models of the whole system, this is a formidable task but we believe it is essential to build trust in Java safety, and to do so ...

Keywords: Common criteria, programming

64 Novel ideas: A design space evaluation of grid processor architectures

Ramadass Nagarajan, Karthikeyan Sankaralingam, Doug Burger, Stephen W. Keckler

December 2001 Proceedings of the 34th annual ACM/IEEE international symposium

Full text available: [pdf](#)(1.29 MB)

Additional Information: full citation, abstract, references

In this paper, we survey the design space of a new class of architectures called grid processors. These architectures are designed to scale with technology, allowing faster clock rates and superior instruction-level parallelism on traditional workloads and high performance workloads. A grid processor consists of an array of ALUs, each with limited control, connected by a thin optical network ...

65 Superscalar architectures: Reducing the complexity of the register file in cache

Rajeev Balasubramonian, Sandhya Dwarkadas, David H. Albonesi

December 2001 Proceedings of the 34th annual ACM/IEEE international symposium

Full text available: [pdf](#)(1.34 MB)

Additional Information: full citation, abstract, references

Dynamic superscalar processors execute multiple instructions out-of-order by using a window. The number of physical registers within the processor has a direct impact on the number of instructions that can be issued. If instructions require a new physical register at dispatch, a large multi-ported register file is required for instruction-level parallelism (ILP), but may have a detrimental effect on clock speed, especially for cache ...

66 Untrusted hosts and confidentiality: secure program partitioning

Steve Zdancewic, Lantian Zheng, Nathaniel Nystrom, Andrew C. Myers

October 2001 ACM SIGOPS Operating Systems Review, Proceedings of the eighteenth ACM SIGOPS principles, Volume 35 Issue 5

Full text available: [pdf](#)(1.36 MB)

Additional Information: full citation, abstract, references

This paper presents secure program partitioning, a language-based technique for secure computation in distributed systems containing mutually untrusted hosts. Configuration is achieved by annotating programs with security types that constrain information flow; the system automatically translates the program to run securely on heterogeneously trusted hosts. The resulting code implements the original program ...

67 Parallel execution of prolog programs: a survey

Gopal Gupta, Enrico Pontelli, Khayri A.M. Ali, Mats Carlsson, Manuel V. Hermenegildo

July 2001 ACM Transactions on Programming Languages and Systems (TOPLAS)

Full text available: [pdf](#)(1.95 MB)

Additional Information: full citation, abstract, references

Since the early days of logic programming, researchers in the field realized the opportunities in the execution of logic programs. Their high-level nature, the presence of non-determinism among other characteristics, make logic programs interesting candidates for parallel execution. At the same time, the fact that the typical applications of logic programming frequently involve search, makes parallel execution challenging.

Keywords: Automatic parallelization, constraint programming, logic programming, parallel execution, search

68 Tools for application-oriented performance tuning

John Mellor-Crummey, Robert Fowler, David Whalley

June 2001 Proceedings of the 15th international conference on Supercomputing

Full text available: [pdf](#)(397.34 KB)

Additional Information: full citation, abstract, references

Application performance tuning is a complex process that requires gathering information and correlating it with source code to pinpoint the causes of performance problems. Existing performance tools don't adequately support this process. This paper discusses some of the critical utility and usability issues for application performance tuning, in the context of two performance tools, *MHSim* and *HPCView*, and presents a new approach to performance tuning.

69 ?-coral: a multigrain, multithreaded processor architecture

Mark N. Yankelevsky, Constantine D. Polychronopoulos

June 2001 Proceedings of the 15th international conference on Supercomputing

Full text available: [pdf](#)(196.56 KB)

Additional Information: full citation, abstract, references

Recently popularized hardware multithreading (HMT) architectures do not provide flexible and efficient methods of thread management. The &agr;-Coral architecture is a tool for investigation of a more general approach to thread management. Unlike other architectures, there are no strict regions for threads, and no static partitioning of resources. &agr;-Coral provides a multiprogramming architecture that is well suited for parallel execution of logic programs.

Keywords: multithreaded, parallelizing compiler, processor architecture

70 Integrating superscalar processor components to implement register cact

Matthew Postiff, David Greene, Steven Raasch, Trevor Mudge

June 2001 Proceedings of the 15th international conference on Supercompu

Full text available:  pdf(146.37 KB)

Additional Information: full citation, abstract, referen

A large logical register file is important to allow effective compi
windowed space of registers to allow fast function calls. Unfortu
be slow, particularly in the context of a wide-issue processor w
register file, and many read and write ports. Previous work has
used to address this problem. This paper proposes a new regist

71 External memory algorithms and data structures: dealing with **massive d**

Jeffrey Scott Vitter

June 2001 ACM Computing Surveys (CSUR), Volume 33 Issue 2

Full text available:  pdf(828.46 KB)

Additional Information: full citation, abstract, referen

Data sets in large applications are often too massive to fit completely inside th
input/output communication (or I/O) between fast internal memory and slower
performance bottleneck. In this article we survey the state of the art in the des
algorithms and data structures, where the goal is to exploit locality in order to

Keywords: B-tree, I/O, batched, block, disk, dynamic, extendible hashing, exte
multidimensional access methods, multilevel memory, online, out-of-core, sec

72 Characterizing the memory behavior of Java workloads: a structured view

Yefim Shuf, Mauricio J. Serrano, Manish Gupta, Jaswinder Pal Singh

June 2001 ACM SIGMETRICS Performance Evaluation Review , Proceedings of the
on Measurement and modeling of computer systems, Volume 29 Issue

Full text available:  pdf(1.55 MB)

Additional Information: full citation, abstract, re

This paper studies the memory behavior of important Java workloads used in t
based on instrumentation of both application and library code in a state-of-the-
about these workloads to help guide systems' design. We begin by characterizi
benchmarks, such as information on the breakup of heap accesses among diff
to fields and met ...

73 Measuring experimental error in microprocessor simulation

Rajagopalan Desikan, Doug Burger, Stephen W. Keckler

May 2001 ACM SIGSOFT Software Engineering Notes , Proceedings of the 2001 sy
software reuse in context, Volume 26 Issue 3

Full text available:  pdf(1.03 MB)

Additional Information: full citation, referenc

74 Locality vs. criticality

Roy Dz-ching Ju, Alvin R. Lebeck, Chris Wilkerson

May 2001 ACM SIGARCH Computer Architecture News , Proceedings of the 28th a
architecture, Volume 29 Issue 2

Full text available:  pdf(960.89 KB)

Additional Information: full citation, abstract, referer

Current memory hierarchies exploit locality of references to reduce processor performance. Locality based schemes aim at reducing to ignore the nature of misses. This leads to a potential mis-match and latencies realized using a traditional memory system. To be critical and non-critical. A load that needs to complete early to

75 Dead-block prediction & dead-block correlating prefetchers

An-Chow Lai, Cem Fide, Babak Falsafi

May 2001 ACM SIGARCH Computer Architecture News , Proceedings of the 28th a
architecture, Volume 29 Issue 2

Full text available:  pdf(972.60 KB)

Additional Information: full citation, abstract, referer

Effective data prefetching requires accurate mechanisms to predict blocks to prefetch and “when” to prefetch them. Predictors (DBPs), trace-based predictors that accurately identify cache block becomes evictable or “dead”. Predictive prefetching lookahead and opportunity, and enables placing da

76 Concurrency, latency, or system overhead: which has the largest impact on performance?

Vinodh Cuppu, Bruce Jacob

May 2001 ACM SIGARCH Computer Architecture News , Proceedings of the 28th a
architecture, Volume 29 Issue 2

Full text available:  pdf(904.17 KB)

Additional Information: full citation, abstract, referer

Given a fixed CPU architecture and a fixed DRAM timing specification for a DRAM system organization. Parameters include the number of each channel, burst sizes, queue sizes and organizations, tui page protocol, algorithms for assigning request priorities and so on. In this design space, we see a wide variation in application execut

77 Cache decay: exploiting generational behavior to reduce cache leakage 

Stefanos Kaxiras, Zhigang Hu, Margaret Martonosi

May 2001 ACM SIGARCH Computer Architecture News , Proceedings of the 28th architecture, Volume 29 Issue 2

Full text available:  pdf(1.17 MB)

Additional Information: full citation, abstract, references

Power dissipation is increasingly important in CPUs ranging from way up to high-performance processors for high-end servers. In dynamic switching power, leakage power is also beginning to be future chip generations, leakage's proportion of total chip power

This paper examines methods for reducing leakage power within the

78 A Web Odyssey: from Codd to XML

Victor Vianu

May 2001 Proceedings of the twentieth ACM SIGMOD-SIGACT-SIGART symposium

Full text available:  pdf(282.10 KB)

Additional Information: full citation, references, citations

79 Execution-based prediction using speculative slices

Craig Zilles, Gurindar Sohi

May 2001 ACM SIGARCH Computer Architecture News , Proceedings of the 28th architecture, Volume 29 Issue 2

Full text available:  pdf(1.03 MB)

Additional Information: full citation, abstract, references

A relatively small set of static instructions has significant leverage. These problem instructions contribute a disproportionate number of mispredictions because their behavior cannot be accurately anticipated by branch prediction mechanisms.

The behavior of many problem instructions can be predicted by executing a speculative slice. If a speculative slice is executed ...

80 A design framework to efficiently explore energy-delay tradeoffs

William Fornaciari, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria

April 2001 Proceedings of the ninth international symposium on Hardware/soft

Full text available:  pdf(511.37 KB)

Additional Information: full citation, abstract, ref

Comprehensive exploration of the design space parameters at 1
evaluate architectural tradeoffs accounting for both energy and
we propose a system-level design methodology for the efficient
architecture from the energy-delay combined perspective. The
configuration of the memory hierarchy without performing the
space. The target ...

Results 61 - 80 of 200

Result page: previous 1 2 3

The ACM Portal is published by the Association for Computing Machinery

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows](#)